BJTs

School of Electronics & Computing Systems

7.8 - Frequency Limits in BJT Amplification (Hybrid Pi), 7.7 – Advanced Stuff...

A low-noise Si bipolar transistor with fT = 8 GHz. This device has 9 interdigitated emitter stripes, each 1 mm X 20 mm. (Photograph courtesy of Motorola.)



Worlds fastest transistor (2007)... is a BJT!





SECS 2077 – Semiconductor Devices ©



Instructor – Prof. Jason Heikenfeld

UNIVERSITY OF

Tincinne









▶ This is the Hybrid Pi model... can you tell me right now:

1) What single thing basically limits how fast you can drive any type of transistor?

2) Tell me what each component does!

For current source, is it different than the BJT in DC mode?

▶ What is g_m? What units and what is it called and why?

• Why do we need both V'_{be} and V_{be} ?

SECS 2077 – Semiconductor Devices ©

 Note: the model is only for normal forward active mode (amplification, not switching).
 There are other versions of this out there too...





• Lets look at one more approach to analyzing terminal currents: Charge Control Analysis... this approach is very useful for predicting BJT currents at high frequency

► Lets start where we started for deriving the Coupled Diode. Once again with subscript (N) refers to 'Normal Mode' and (I) to 'Inverted Mode'.

► Also, like before, we solve for (N) and (I) cases individually and then combine them to create the general case. <u>Here we go again... but don't quit, I have a surprise for you!</u>

Note... this is section 7.5.2 in the book (not section 7.8)

SECS 2077 – Semiconductor Devices ©





Similar to that shown for the PN junction, the normal and inverted current components can be expressed in terms of the charge storage for normal (Q_N) and inverted (Q_I) cases (ignore center diagram above at first):

$$I_{EN} = \frac{Q_N}{\tau_{tN}} + \frac{Q_N}{\tau_{pN}} , \quad I_{CN} = \frac{Q_N}{\tau_{tN}} \qquad I_{CI} = \frac{Q_I}{\tau_{tI}} + \frac{Q_I}{\tau_{pI}} , \quad I_{EI} = \frac{Q_I}{\tau_{tI}}$$

$$\tau_t \quad \text{transit time (or time required to collect all the charge)}$$

$$\tau_p \quad \text{recombination rate in the base (accounts for I_B!, look at eqs.. I_C = I_E - I_B$$

SECS 2077 – Semiconductor Devices ©



Now remember, we can add by superposition and include Normal and Inverted:

$$I_{CN} = \frac{Q_N}{\tau_{tN}} , \quad I_{EN} = \frac{Q_N}{\tau_{tN}} + \frac{Q_N}{\tau_{pN}}$$

$$I_E = I_{EN} + I_{EI} = Q_N \left(\frac{1}{\tau_{tN}} + \frac{1}{\tau_{pN}}\right) - \frac{Q_I}{\tau_{tI}}$$

$$I_E = I_{EN} + I_{EI} = Q_N \left(\frac{1}{\tau_{tN}} + \frac{1}{\tau_{pN}}\right) - \frac{Q_I}{\tau_{tI}}$$

$$I_C = I_{CN} + I_{CI} = \frac{Q_N}{\tau_{tN}} - Q_I \left(\frac{1}{\tau_{tI}} + \frac{1}{\tau_{pI}}\right)$$
SECS 2077 – Semiconductor Devices © Instructor – Prof. Jason Heikenfeld

7 Derive the Hybrid Pi Model

School of Electronics & Computing Systems

UNIVERSITY OF

incin

The following relations can then be shown... we will not derive, is like coupled diode with similar results! I_E, I_{ES} etc...

$$\alpha_{N} = \frac{\tau_{pN}}{\tau_{tN} + \tau_{pN}} , \quad \alpha_{I} = \frac{\tau_{pI}}{\tau_{tI} + \tau_{pI}} \qquad I_{E} = Q_{N} \left(\frac{1}{\tau_{tN}} + \frac{1}{\tau_{pN}} \right) - \frac{Q_{I}}{\tau_{tI}} , \quad I_{C} = \frac{Q_{N}}{\tau_{tN}} - Q_{I} \left(\frac{1}{\tau_{tI}} + \frac{1}{\tau_{pI}} \right)$$

$$I_{ES} = q_{N} \left(\frac{1}{\tau_{tN}} + \frac{1}{\tau_{pN}} \right) , \quad I_{CS} = q_{I} \left(\frac{1}{\tau_{tI}} + \frac{1}{\tau_{pI}} \right) \qquad Q_{N} = q_{N} \frac{\Delta p_{E}}{p_{n}} , \quad Q_{I} = q_{I} \frac{\Delta p_{C}}{p_{n}}$$

► The base current is obviously due to recombination, and amplification factor is simply recombination time divided by transit time (recall this analogy, how many carriers get through for each that recombine). For the <u>normal</u> mode these are then:

$$I_{CN} = \frac{Q_N}{\tau_{tN}}$$

$$\beta_N = \frac{I_{CN}}{I_{BN}} = \frac{\tau_{pN}}{\tau_{tN}} = \frac{\alpha_N}{1 - \alpha_N}$$

$$I_B = \frac{Q_N}{\tau_{pN}}$$
And for inverted mode:
$$I_{BI} = \frac{Q_I}{\tau_{pI}}, \quad \beta_I = \frac{I_{CI}}{I_{BI}} = \frac{\tau_{pI}}{\tau_{tI}} = \frac{\alpha_I}{1 - \alpha_I}$$
2077 - Semiconductor Devices [©]

School of Electronics & **Computing Systems**

Sum the results (superposition, once again) to get the total base current:

To summarize, we can express all three components in steady state as:



Lastly, to include time dependence we need to take into consideration current component that is induced after we rapidly switch the transistor and charge storage

DER/<u>investibe</u> blianged... lower case = AC

$$OT CRITICAL
i_B = I_B + \frac{dQ_N}{dt} + \frac{dQ_I}{dt}
i_E = I_E + \frac{dQ_N}{dt}$$
why

 $i_C = I_C - \frac{dQ_I}{dt}$

express currents!

 $i_{\rm F}$ only $Q_{\rm N}$ and $i_{\rm C}$ only Q₁? Charge storage only for forward bias junction!

UNIVERSITY OF

Now let's start 7.8! Hybrid-Pi!



continue on next slide...

SECS 2077 – Semiconductor Devices ©

Instructor – Prof. Jason Heikenfeld

 W_B

 I_C

С

р

 x_n

 x_n

■ 10 ■ Derive the Hybrid Pi Model

School of Electronics & **Computing Systems**

 \mathcal{V}_{-h}

UNIVERSITY OF incin

$$Q_N(t) = \frac{1}{2} q A \Delta p_E(t) = \frac{1}{2} q A \Delta p_E \left(1 + \frac{q v_{eb}}{kT} \right)$$

nember: $I_B \approx \frac{Q_p}{\tau_p}$ $Q_p \approx I_B \tau_p$

Rem

Change terminology for the pnp BJT in normal forward mode $(Q_p = Q_N)$, and rework... V_{FR}

$$Q_N(t) = I_B \tau_p \left(1 + \frac{qv_{eb}}{kT} \right) = RIVATION$$

• We can therefore obtain i_b as DC

+AC

$$i_b(t) = \frac{Q_N(t)}{\tau_p} + \frac{dQ_N(t)}{dt}$$

components...

Note: capital case = DC *lower case = AC*

Also take note, holes into base only linearly proportional to v_{eb} , this will be important to recall when we look at the AC collector current (transconducance in the hybrid-pi model)

SECS 2077 – Semiconductor Devices ©



11 ■ Derive the Hybrid Pi Model



Which junctions do we care about for capacitance when modulating the BJT in high frequency AC mode? Also, what 2 types of capacitance?



- <u>depletion or junction capacitance (C_i)</u>
- where is the 'dielectric'
- how change w/ V?





School of Electronics &

Computing Systems

UNIVERSITY OF



Capacitance #2:

- <u>storage capacitance (</u> C_s) minority carriers $C_s = \frac{dQ}{dV} \propto e^{qV/kT}$
- see how changes with V...
- so how will it change with $I_{\rm B}$?

SECS 2077 – Semiconductor Devices ©

12 Derive the Hybrid Pi Model

School of Electronics & Computing Systems

UNIVERSITY OF Cincinnati

Using what was shown in section 5.5.4 ('short diode') the ICBST:

$$i_b(t) = \frac{Q_N(t)}{\tau_p} + \frac{dQ_N(t)}{dt}$$
$$i_b(t) = I_B + \frac{q}{kT} I_B v_{eb} + \frac{2}{3} \frac{q}{kT} I_B \tau_p \frac{dv_{eb}}{dt}$$

We can re-arrange terms and write the AC/ATION component of i_b(t) to be:
 NOT CRITICAL

$$i_b = G_{se} v_{eb} + C_{se} \frac{dv_{eb}(t)}{dt}$$

where

$$G_{se} \equiv \frac{q}{kT} I_B$$
 and $C_{se} \equiv \frac{2}{3} \frac{q}{kT} I_B \tau_p = \frac{2}{3} G_{se} \tau_p$

thus an a-c conductance (G_{se}) and capacitance are associated with the B-E junction due to charge storage (C_{se}) effects



■ 13 ■ Derive the Hybrid Pi Model

▶ Further using charge control analysis developed in 7-5, we can similarly derive the AC component of the collector current:

$$I_{CN} = \frac{Q_N}{\tau_{tN}} , \quad I_{EN} = \frac{Q_N}{\tau_{tN}} + \frac{Q_N}{\tau_{pN}} \qquad Q_N(t) = I_B \tau_p \left(1 + \frac{q_{V_{eb}}}{kT} \right)$$

- transit time (or time required to collect all the charge) \mathcal{T}_{t}
- τ_p recombination rate in the base

$$i_{C}(t) = \frac{Q_{N}(t)}{\tau_{t}} = \beta I_{B} + \frac{q}{kT} \beta I_{B} v_{eb}$$
 or in more convenient form:

$$i_{c} = g_{m} v_{eb}$$
where

$$g_{m} \equiv \frac{q}{kT} \beta I_{B} = \frac{3}{2} \frac{C_{se}}{\tau_{t}}$$

▶ The quantity g_m is the a-c transconductance... lets combine these to form a simple circuit model (the famous hybrid-pi model)...

SECS 2077 – Semiconductor Devices ©

Instructor – Prof. Jason Heikenfeld

au,

UNIVERSITY OF

Cincinna

14 ■ Derive the Hybrid Pi Model

School of Electronics & Computing Systems

Cincinnati

• Okay, lets review the capacitances we see one more time... Then we are ready!

For each terminal of our hybrid Pi model we should see some capacitance, right?

- Looking in from the emitter:
 - we have large EB depletion capacitance (W is small)!
 - we have large storage capacitance since is in forward bias...
- Looking in from the collector:
 - -we have small BC depletion capacitance (W is large)!
 - no storage capacitance... reverse biased!
- Looking in from the base:
 - see both EB and BC depletion caps
 - and large storage EB capacitance!

If both the base and emitter see both EB storage and depletion capacitances, how should I place them in the Hybrid Pi model? Think basic networks...

SECS 2077 – Semiconductor Devices ©



■ 15 ■ The Hybrid Pi Model

School of Electronics & Computing Systems

UNIVERSITY OF Cincinnati



- We put the resistors in place...
- ▶ We put the base recombin. in place (1/G_{SE})
- We put the capacitors in place...

▶ We put the small signal collector current in place... -remember, we showed was proportional to g_m

$$i_{c} = g_{m}v_{eb} \qquad i_{b} = G_{se}v_{eb} + C_{se}\frac{dv_{eb}(t)}{dt}$$
$$g_{m} = \frac{3}{2}\frac{C_{se}}{\tau_{t}} \qquad G_{se} \equiv \frac{q}{kT}I_{B}$$









■ 17 ■ The Hybrid Pi Model

School of Electronics & Computing Systems



Great find. Okay here we go:

I an see on the diagram that they are working with an npn (not pnp).

So the current should be in the opposite direction (electrons flowing from left to right, is current direction in the other direction).

Now, the voltage gain shows a 180 degree phase shift.

If npp I am feeding holes into the base (positive current into the base). That makes v(Pi) positive too. Therefore the current source should be negative (current direction for the collector is into the BJT collector). That gives a negative voltage drop across RL if I reference everything to ground.

Pout

Make sense?

Stop by if need be. I am not certain of my answer (just did this for the 1st time). Bring your circuits in question and we can look at them together...

-JCH

| Jason Heikenfeld, CEAS '98 | Assoc. Professor & Director, Novel Devices Laboratory | School of Electronics and Computing Systems, University of Cincinnati | www.ace.uc.edu/devices / 513-556-4763

This email and any files transmitted with it are confidential and intended solely for the use of the individual or entity to whom they are addressed.





On May 19, 2011, at 10:47 AM, Michels, Benjamin (michelba) wrote:

Dr. Heikenfeld,

Here is a good picture of the hybrid pi model for a common emitter transistor amplifier. The circuit is an NPN, but I think that both NPN and PNP transistors have an inverting output in the common emitter configuration. The only reason that I ask questions like this is because when we learn things in other classes, I usually note things in my head about subject that either don't make sense, or I would like a further explanation. In this case, only the common emitter configuration inverts an input signal, so I always wondered why that is. (the common base and common collector configuration don't invert an input signal).

Plus, on top of that, I was just recently grilled on this topic by Dr. Kosel in Electronic Design Lab, so it is really fresh in my head.

http://circuitspot.com/?p=529

SECS 2077 – Semiconductor Devices ©



■ 18 ■ High Frequency BJTs...

School of Electronics & Computing Systems

UNIVERSITY OF Cincinnati

 $f_T = \frac{1}{2\pi\tau_d}$

► ICBST that combing effects of C_j and C_s the cutoff frequency for unity gain (β =1) of the BJT is related to a single delay time (τ_d):

▶ BJTs can be designed such that storage and junction capacitance are not the limiting factor for the switching speed...

• Ultimate fundamental limit is that of the base transit time (τ_t) ...





School of Electronics & Computing Systems

Clocking in at 845 GHz, the transistor is fabricated with InP and GaAs, and employs pseudomorphic grading of the base and collector regions. (Source: University of Illinois)



Dec. 2006 - Scientists at the University of Illinois at Urbana-Champaign have again broken their own speed record for the **world's fastest transistor**. With a frequency of 845 GHz, their latest device is ~300 GHz faster than transistors built by other research groups, and approaches the goal of a **terahertz device**.

Made from indium phosphide and indium gallium arsenide, "The new transistor utilizes a pseudomorphic grading of the base and collector regions," said Milton Feng, Holonyak Chair Professor of electrical and computer engineering at U of I. "The compositional grading of these components enhances the electron velocity, hence, reduces both current density and charging time."

With this latest device, Feng and his research group have taken the transistor to a new range of high-speed operation, finally bringing the "Holy Grail" of a terahertz transistor within reach. In addition to using pseudomorphic material construction, the researchers also refined their fabrication process to produce tinier transistor components. For example, the transistor's base is only 12.5 nm.

Clocking in at 845 GHz, the transistor is fabricated with InP and GaAs, and employs pseudomorphic grading of the base and collector regions. (Source: University of Illinois)

"By scaling the device vertically, we have reduced the distance electrons have to travel, resulting in an increase in transistor speed," said graduate student William Snodgrass, who described the new device at the International Electronics Device Meeting (IEDM), held in San Francisco Dec. 11-13. "Because the size of the collector has also been reduced laterally, the transistor can charge and discharge faster."

Instructor – Prof. Jason Heikenfeld

UNIVERSITY OF

20 ■ Review!

▶ Why do we need the hybrid Pi model? <u>Don't need it, for DC bias, or for</u> <u>understanding the AC frequency limit.</u>

► Why do we need both V^I_{be} and V_{be}? <u>Hint, you apply a voltage to the BJT, but that</u> <u>does not mean the emitter/base charges up</u> <u>instantly to that applied voltage...</u>

Why r_b? <u>Hint, thin doping & geometry.</u>

▶ Why 1/G_{SE}? *Hint, this accounts for why we* need base current...

► What are the capacitances and how do they change with voltage? <u>Hint, one is for</u> <u>reverse bias and two are for forward bias...</u>

► Why does g_m increase with I_B? <u>Hint, think</u> of where increased I_B puts you on the diode exponential and the local slope...

What is the frequency limit for a BJT determined by, at the absolute limit, and what parameters control that?

SECS 2077 – Semiconductor Devices ©





School of Electronics & Computing Systems

UNIVERSITY OF Cincinnati

• Lets move onto some advanced topics for BJTs in general...

So far we have assumed our BJTs are formed like this:

It is simpler to make an n-type (or p-type) Si wafer and diffuse in dopants





n-type









FYI ONLY

SECS 207

School of Electronics & Computing Systems



However, dopant diffusion gives use doping profiles:



This will effect our BJT performance... (in a good way!) Any guesses?

First, go back to general equation for current density in uniformly doped n-type S/C:

$$J_n(x) = q\mu_n n(x)E(x) + qD_n \frac{dn(x)}{dx}$$

drift diffusion



■ 23 ■ Drift in the Base Region

Cincinnati



For the BJT above we can assume $n(x_n)=N_D(x_n)$ at 300K and that I=0 at therm. equil.

$$I_n(x_n) = qA\mu_n N(x_n)E(x_n) + qD_n \frac{dn(x_n)}{dx} = 0$$
Solve for E
$$E(x_n) = -\frac{D_n}{\mu_n} \frac{1}{N(x_n)} \frac{dN(x_n)}{dx_n} = -\frac{kT}{q} \frac{1}{N(x_n)} \frac{dN(x_n)}{dx_n}$$
SECS 2077 – Semiconductor Devices ©
Instructor – Prof. Jason Heikenfeld



Okay, so we derived it... tell me practically what caused this (think diffusion)...

.... Change in doping conc. vs. distance causes diffusion (from high conc. to low conc. or from left to right) this leaves $(+N_d)$ at left and excess (-e) at right, therefore built-in potential

► E (x_n) is positive: therefore transit time (τ_t) for holes is decreased... this is important for high speed apps! **UIUC... >600 GHz HBT**

SECS 2077 – Semiconductor Devices ©

■ 25 ■ Base Narrowing…

School of Electronics & Computing Systems

Cincinnati

 $V_{CB}=0$

• Lets look at how the base width might change with
$$V_{EC...}$$
 (note $V_{EB,}$ is forward biased). Lets look at how depletion width changes into the n-side (base)...

$$x_{n0} = \sqrt{\frac{2\varepsilon V_0}{q}} \frac{N_a}{N_d (N_a + N_d)}$$

$$\downarrow \qquad 1) V_0 + V_{BC} \sim -V_{BC}$$

$$2) \text{ for } p^+ n p^+ N_D << N_A$$

$$x_{n0} = l = \sqrt{\frac{2\varepsilon V_{BC}}{qN_d}}$$



$$\frac{i_C}{i_B} = \frac{B\gamma}{1 - B\gamma} = \frac{\alpha}{1 - \alpha} = \beta = \text{sech } \frac{W_b}{L_p}$$

• If we increase V_{EC} (at fixed V_{EB}) then V_{BC} should increase ... so Wb should decrease, so β should increase... \bigstar

SECS 2077 – Semiconductor Devices ©







Large V_A implies weak base narrowing effect

▶ Large V_A by graded doping... (what does this look like and why?, how do we achieve it during fabrication?)

SECS 2077 – Semiconductor Devices ©



SECS 2077 – Semiconductor Devices ©





30 ■ Injection Level...

$$\alpha = \frac{i_C}{i_E} = \frac{Bi_{Ep}}{i_{En} + i_{Ep}} = B\gamma \qquad i_c = Bi_{Ep}$$
$$\gamma = \frac{i_E}{i_{En} + i_{Ep}} / (i_{En} + i_{Ep})$$

(1) At low voltages, some recombination occurs in the BE depletion region.

(2) At moderate voltage across EB Y, B, α , β reach normal values

(3) At higher voltages (high injection levels) we can get so many holes (and therefore electrons, i_B) in the base that the excess electron concentration becomes significantly higher than the background electron concentration (n_n).

bination h. $EB \ Y, B, \alpha, \beta$ $i_E \ Y, B, \alpha, \beta$ $i_E \ Y, B,$

School of Electronics &

Computing Systems

• And Υ , B, α , β all start to decrease again...

UNIVERSITY OF

Incin



SECS 2077 – Semiconductor Devices ©

31 ■ Thermal Effects

• These things must get hot...



► For example, at the collector junction P=IV... but how is the actual power dissipation happening?

Answer: in base-collector depletion! Note the change in eV as holes go from base to collector... energy transferred to the lattice as vibrations (phonons)



Also... due to extrinsic recombination centers, τ_p in the base can actually increase with temperature... this causes gain to increase... causes more heat... causes more gain... etc.

▶ Therefore if not properly cooled ... thermal runaway (smoke)







32 Electrode Considerations

School of Electronics & Computing Systems

UNIVERSITY OF Cincinnati

With conventional s/c the E and B are diffused in

 Since B is very lightly doped it is resistive and gets two contacts

▶ However, remember we want a thin base layer, and a large transistor area $(I_C=J_C*A)$, so getting I_B under the center of the E is challenging

► This resistance causes larger V_{EB} at emitter edges and larger emitter current

This 'emitter current crowding' causes heating (and we just established that effect can be problematic)









SECS 2077 – Semiconductor Devices ©

• A common solution to this is to still use a large area transistor but to interdigitate the emitter and base electrodes. \bigstar

▶ So at left, where is our BJT?

34 ■ Thyrister (SCR)

School of Electronics & Computing Systems

UNIVERSITY OF Cincinnati

A common device is a silicon-controlled rectifier (SCR). It is beyond the scope of this course, but is basically two BJTs wired together! Classical lamp dimmers use these (and they are used in many other power sources as well).

http://www.allaboutcircuits.com/vol_3/chpt_7/5.html



35 ■ Review!

What is early voltage?

► In normal forward active mode, where is heat dissipated in the BJT? <u>EB, BC, or</u> <u>everywhere?</u>

- \blacktriangleright Why does BJT at right, perform worse at high I_C values?
- (a) You run out of carriers to inject and the EB junction looks more like pn than p+n.
- (b) You inject more carriers than the doped concentration of the base, and the EB junction looks more like p+n+ than p+n.
- (c) The voltage is so hight that breakdown starts to occur.
- (d) None of the above.
- To avoid current crowding, BJTs typically use:
- (a) Planar electrodes.
- (b) Interdigitated electrodes.
- (c) Current crowding cannot be avoided...

SECS 2077 – Semiconductor Devices ©

School of Electronics & Computing Systems

MOTOROLA

UNIVERSITY OF

Amplifier Transistor PNP Silicon

SEMICONDUCTOR TECHNICAL DATA





